Computer Science    
   
Table of contents ☛
(Prev) Parametric polymorphismParity (mathematics) (Next)

PA-RISC

PA-RISC (HP/PA)
DesignerHewlett-Packard
Bits64-bit (32→64)
Introduced1986 (1996 PA-RISC 2.0)
Version2.0 (1996)
DesignRISC
EncodingFixed
BranchingCompare and branch
EndiannessBig
ExtensionsMultimedia Acceleration eXtensions (MAX), MAX-2
OpenNo
Registers
General purpose32
Floating point32 64-bit (16 64-bit in PA-RISC 1.0)
HP PA-RISC 7300LC Microprocessor

PA-RISC is an instruction set architecture (ISA) developed by Hewlett-Packard. As the name implies, it is a reduced instruction set computer (RISC) architecture, where the PA stands for Precision Architecture. The design is also referred to as HP/PA for Hewlett Packard Precision Architecture.

The architecture was introduced on 26 February 1986 when the HP 3000 Series 930 and HP 9000 Model 840 computers were launched featuring the first implementation, the TS1.[1][2]

PA-RISC has been succeeded by the Itanium (originally IA-64) ISA jointly developed by HP and Intel.[3] HP stopped selling PA-RISC-based HP 9000 systems at the end of 2008 but will support servers running PA-RISC chips until 2013.[4]

Contents

History

In the late 1980s HP was building four series of computers, all based on CISC CPUs. One line was the IBM PC compatible Intel i286 based Vectra Series started 1986. All others were non-Intel systems. One of them was the HP Series 300 of Motorola 68000-based workstations, another Series 200 line of technical workstations based on a custom silicon on sapphire (SOS) chip design, the SOS based 16-bit HP 3000 classic series and finally the HP 9000 Series 500 minicomputers, based on their own (16 and 32-bit) FOCUS microprocessor. HP planned to use PA-RISC to move all of their non-PC compatible machines to a single RISC CPU family.

Precision Architecture was introduced in 1986. It had thirty-two 32-bit integer registers and sixteen 64-bit floating-point registers. The number of floating-point registers was doubled in the 1.1 version to 32 once it became apparent that 16 were inadequate and restricted performance. The architects included Allen Baum, Hans Jeans, Michael J. Mahon, Ruby Bei-Loh Lee, Russel Kao, Steve Muchnick, Terrence C. Miller, David Fotland, and William S. Worley.[5]

The first implementation was the TS1, a central processing unit built from discrete transistor-transistor logic (74F TTL) devices. Later implementations were multi-chip VLSI designs fabricated in NMOS processes (NS1 and NS2) and CMOS (CS1 and PCX). They were first used in a new series of HP 3000 machines in the late 1980s – the 930 and 950, commonly known at the time as Spectrum systems, the name given to them in the development labs. These machines ran MPE/iX. The HP 9000 machines were soon upgraded with the PA-RISC processor as well, running the HP-UX version of UNIX.

Other operating systems ported to the PA-RISC architecture include Linux, OpenBSD, NetBSD and NEXTSTEP.

An interesting aspect of the PA-RISC line is that most of its generations have no Level 2 cache. Instead large Level 1 caches are used, formerly as separate chips connected by a bus, and now integrated on-chip. Only the PA-7100LC and PA-7300LC had L2 caches. Another innovation of the PA-RISC was the addition of vectorized instructions (SIMD) in the form of MAX, which were first introduced on the PA-7100LC.

The ISA was extended in 1996 to 64-bits, with this revision named PA-RISC 2.0. PA-RISC 2.0 also added fused multiply–add instructions, which help certain floating-point intensive algorithms, and the MAX-2 SIMD extension, which provides instructions for accelerating multimedia applications. The first PA-RISC 2.0 implementation was the PA-8000, which was introduced in January 1996.

CPU specifications

Model   Marketing nameYearFrequency [MHz]Memory Bus [MB/s]Process [µm]Transistors [millions]Die size [mm²]Power [W]Dcache [kB]Icache [kB]L2 cache [MB]ISANotes
TS-1?19868??——???—1.0 
CS-1?19878?1.60.16472.931—0.25—1.0[6]
NS-1?198725/30?1.50.14470.56???—1.0[7]
NS-2?198927.5/30?1.50.18319627512512—1.0[8]
PCX?1990?????????1.0 
PCX-SPA-7000199166?1.00.58201.6?256256—1.1a 
PCX-TPA-7100199233–100?0.80.85196?20481024—1.1b 
PCX-TPA-71501994125?0.80.85196?20481024—1.1b 
PCX-T'PA-720019941209600.551.262103010242048—1.1c 
PCX-LPA-7100LC199460–100?0.750.9201.67–11—121.1d 
PCX-L2PA-7300LC1996132–180?0.59.2260.1?64640–81.1e 
PCX-UPA-80001996160–1809600.53.8337.68?10241024—2.0 
PCX-U+PA-82001997200–2409600.53.8337.68?20482048—2.0 
PCX-WPA-85001998300–44019200.25140467?1024512—2.0[9]
PCX-W+PA-86002000360–55019200.25140467?1024512—2.0[9]
PCX-W2PA-8700(+)2001625–87519200.18186304<[email protected] V1536768—2.0 
MakoPA-88002003800–100064000.13300361?768/core768/core0 or 322.0 
ShortfinPA-89002005800–110064000.13???768/core768/core642.0 

See also

  • Hombre chipset - A PA-7150-based chipset with a complete multimedia system for Commodore-Amiga

References

  1. ^ "One Year Ago". (26 February 1987). Computer Business Review.
  2. ^ Hewlett-Packard Company (September 1987). Hewlett-Packard Journal 38 (9): p. 3.
  3. ^ HP Completes Its PA-RISC Road Map With Final Processor Upgrade - PA-RISC Processor
  4. ^ How long will HP continue to support HP 9000 systems?
  5. ^ Smotherman, Mark (2 July 2009). Recent Processor Architects.
  6. ^ Marston, A. et al. (1987). "A 32b CMOS single-chip RISC type processor". ISSCC Digest of Technical Papers. pp. 28–29.
  7. ^ Yetter, J. et al. (1987). "A 15 MIPS 32b Microprocessor". ISSCC Digest of Technical Papers.
  8. ^ Boschma, Brian D. et al. (1989). "A 30 MIPS VLSI CPU". ISSCC Digest of Technical Papers. pp. 82–83, 299
  9. ^ a b "HP L1000 & L2000 (rp5400/rp5450) Servers", openpa.net

External links

(Prev) Parametric polymorphismParity (mathematics) (Next)